IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

re Applicant:

Nathan Y. Moy

Serial No.:

09/966,481

Filed:

September 28, 2001

For:

Generating Pulses For

Resetting Integrated Circuits

Art Unit:

2816

Examiner:

Hai L. Nguyen

Atty Docket: ITL.0552US

P11111

TECHNOLOGY CENTER 280

Box AF

Commissioner for Patents Washington, D.C. 20231

REPLY TO FINAL OFFICE ACTION

Sir:

In response to the Final Office Action mailed January 29, 2003, please amend the abovereferenced patent application as follows:

IN THE CLAIMS

Please amend claim 11 as follows:

11. 1 (Twice Amended). An integrated circuit comprising:

an activation circuit to determine whether a supply voltage reaches a predetermined level, said activation circuit including an inverter coupled to the gate of a load transistor, a second transistor coupled to said load transistor and a third transistor coupled between said load transistor and said first transistor;

a pulse generator to generate pulses to indicate that a supply voltage is ramping up and to terminate the generation of the pulses after the supply voltage reaches a predetermined level; and

> I hereby certify under 37 CFR 1.8(a) that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage on the date indicated above and is addressed to Box AF, Commissioner for Patents, Washington, D.C. 20231.